Translator Disclaimer
20 October 1993 Image processing system architecture using parallel arrays of digital signal processors
Author Affiliations +
Abstract
The paper describes the requirements of a high definition, high speed image processing system. Different types of parallel architectures were considered for the system. Advantages and limitations of SIMD and MIMD architectures are briefly discussed for image processing applications. A parallel image processing system based on MIMD architecture has been developed using multiple digital signal processors which can communicate with each other through an interconnection network. Texas Instruments TMS320C40 digital signal processors have been selected because they have a powerful floating point CPU supported by fast parallel communication ports, a DMA coprocessor and two memory interfaces. A five processor system is described in the paper. The EISA bus is used as the host interface and VISION bus is used to transfer images between the processors. The system is being used for automated non-contact inspection in which electro-optic signals are processed to identify manufacturing problems.
© (1993) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Shirish P. Kshirsagar, Clifford Allan Hobson, David Andrew Hartley, and David Mark Harvey "Image processing system architecture using parallel arrays of digital signal processors", Proc. SPIE 2028, Applications of Digital Image Processing XVI, (20 October 1993); https://doi.org/10.1117/12.158648
PROCEEDINGS
10 PAGES


SHARE
Advertisement
Advertisement
Back to Top