22 October 1993 Parallel VLSI-oriented algorithm and architecture for computing histogram of images
Author Affiliations +
Proceedings Volume 2094, Visual Communications and Image Processing '93; (1993) https://doi.org/10.1117/12.157864
Event: Visual Communications and Image Processing '93, 1993, Cambridge, MA, United States
The histogram of an image conveys information about the brightness and contrast of the image, and is used to manipulate these features. Histogram has many applications in image processing and may be needed at different processing stages. In this paper, we propose a parallel algorithm for computing the histogram of limited-width (such as gray-level) values. The essential parallelism and simplicity of the proposed algorithm make it easy to implement by using a VLSI array architecture. Each pixel only needs to perform addition and comparison, and communicate only with its immediate neighbor pixels during the entire computation period. The histograms for pre-load and in-load images can be computed using the proposed architecture. The time complexity for the proposed algorithm is O(N), comparing with O(N2) if using a uniprocessor, where N is the dimension of the image plane. The algorithm partition issue has also been studied.
© (1993) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Heng-Da Cheng, Xueqin Li, Lifeng Wang, "Parallel VLSI-oriented algorithm and architecture for computing histogram of images", Proc. SPIE 2094, Visual Communications and Image Processing '93, (22 October 1993); doi: 10.1117/12.157864; https://doi.org/10.1117/12.157864


A zero block detection algorithm used in EBCOT and its...
Proceedings of SPIE (October 19 2012)
Systolic Arrays For Eigenvalue Computation
Proceedings of SPIE (December 28 1982)
Novel regular-array ASIC architecture for 2-D ROS sorting
Proceedings of SPIE (November 01 1991)
Review Of Machine Vision Architectures
Proceedings of SPIE (April 30 1987)

Back to Top