2 May 1994 Effect of layout variations on noise figure in a digital GaAs MESFET technology
Author Affiliations +
Abstract
Digital GaAs FET technology, with its high level of integration, can be employed in high-speed optical systems for optical detector amplifiers as well as for baseband processing. However, the WSi gate of the digital GaAs FETs results in high gate resistance, which increases the noise figure as compared to the Ti/Pt/Au `T' shaped gates used in microwave FETs. In high-speed optical receiver applications, the noise in the FET based amplifier dominates the entire system noise. In this work, we use the 1st and 2nd layer metal to reduce the gate resistance in order to improve the minimum noise figure through layout variations compatible with production digital technology.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Charles Chang, Charles Chang, C. Y. Kwok, C. Y. Kwok, Peter M. Asbeck, Peter M. Asbeck, } "Effect of layout variations on noise figure in a digital GaAs MESFET technology", Proc. SPIE 2149, Technologies for Optical Fiber Communications, (2 May 1994); doi: 10.1117/12.175255; https://doi.org/10.1117/12.175255
PROCEEDINGS
12 PAGES


SHARE
Back to Top