Translator Disclaimer
Paper
11 March 1994 High-speed VLSI workpiece position measurement using normalized 2Dcorrelation
Author Affiliations +
Proceedings Volume 2183, Machine Vision Applications in Industrial Inspection II; (1994) https://doi.org/10.1117/12.171220
Event: IS&T/SPIE 1994 International Symposium on Electronic Imaging: Science and Technology, 1994, San Jose, CA, United States
Abstract
For workpiece recognition, the image processing unit of an assembly robot must be fast and reliable. To improve an already existing system, we implemented an ASIC for real-time image correlation from a standard video image based on an investigation of several algorithms for 2D grayscale image correlation. The architecture contains four parallel multipliers and uses a three- level pipelining schema. The ASIC, which is realized in a standard and macrocell technique, achieves a sustained performance of 16 X 106 MAC/s. A speed-up factor of 12 compared to a DSP56116 implementation at the same clock speed is obtained.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Fritz M. Rothacher, Norbert Felber, and Hubert Kaeslin "High-speed VLSI workpiece position measurement using normalized 2Dcorrelation", Proc. SPIE 2183, Machine Vision Applications in Industrial Inspection II, (11 March 1994); https://doi.org/10.1117/12.171220
PROCEEDINGS
9 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Driver fatigue detection system based on DSP
Proceedings of SPIE (November 15 2011)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)
NTSC-CIF Mutual Conversion Processor
Proceedings of SPIE (November 01 1989)
Real-time VLSI architecture for geometric image transformations
Proceedings of SPIE (September 01 1990)
Classification of multimedia processors
Proceedings of SPIE (December 21 1998)

Back to Top