1 April 1994 Low-cost display-memory architectures for multiwindow full-motion video and graphics
Author Affiliations +
Video display systems require large amounts of high-bandwidth memory to implement multi- window display-processing functions for full-motion video images (e.g. multi-source gen-lock, variable scaling, scan conversion, etc.) and high resolution animated graphics (e.g. (alpha) - channeling, block moving, multi-windowing, etc.). In this paper, low-cost memory architectures are presented that efficiently share memory among the different video and graphics functions in a multi-window full-motion video and graphics display system. The major problem associated with shared (display) memory systems: I/O bottleneck, is eliminated by using a segmented memory, I/O buffers and a communication network that routes concurrent streams of video and graphics data between I/O devices, buffers and memory segments. Further reduction of memory is obtained by encoding the window overlay priorities with 2D run lengths instead of overlay codes for every pixel on the screen. This approach also reduces the real-time performance requirements for the controllers of the architecture. Finally, the paper describes an algorithm that schedules the video/graphics access to the segments of the display memory such that bus contention is minimized. The resulting `free time' can be used by a graphics processor to perform fast updates in the display memory.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
A. A.J. de Lange, A. A.J. de Lange, G. David La Hei, G. David La Hei, } "Low-cost display-memory architectures for multiwindow full-motion video and graphics", Proc. SPIE 2188, High-Speed Networking and Multimedia Computing, (1 April 1994); doi: 10.1117/12.171713; https://doi.org/10.1117/12.171713


Novel memory architecture for video signal processor
Proceedings of SPIE (November 03 1993)
Design Of A Freeze-Frame Coder
Proceedings of SPIE (June 02 1987)
Development of a VLSI chip set for H.261 MPEG 1...
Proceedings of SPIE (October 21 1993)

Back to Top