15 March 1994 Efficient systolic architecture for the one-dimensional wavelet transform
Author Affiliations +
We present in this paper an architectural design for a wavelet transform chip for use in real-time one-dimensional signal processing applications. Based on the observation that further levels of the wavelet transform require only as much computation as the first level, our architecture requires only one row of processing elements to compute the complete transform. This is compared to previous designs requiring one row of processing elements per level of the transform. Our architecture provides the output of the transform in two forms, one with all levels multiplexed on one line (useful for transmission or compression) and the other as individual levels on separate lines synchronized in time to facilitate real-time analysis. We consider the usefulness of this architecture for real-time analysis of audio signals (typically 40kHz sampling rate) and discuss the design and implementation benefits of the computational simplicity of the presented architecture.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Robert Lang, Robert Lang, Erik Plesner, Erik Plesner, Heiko Schroder, Heiko Schroder, Andrew Spray, Andrew Spray, } "Efficient systolic architecture for the one-dimensional wavelet transform", Proc. SPIE 2242, Wavelet Applications, (15 March 1994); doi: 10.1117/12.170093; https://doi.org/10.1117/12.170093


Wavelets and adaptive signal processing
Proceedings of SPIE (November 30 1991)
Denoising via adaptive lifting schemes
Proceedings of SPIE (December 03 2000)
Discrete wavelet transform ASIC for image compressor
Proceedings of SPIE (November 20 2002)
Wavelet-LMS algorithm-based echo cancellers
Proceedings of SPIE (December 05 2002)

Back to Top