2 March 1994 Missileborne artificial vision system (MAVIS)
Author Affiliations +
Abstract
The Naval Air Warfare Center, China Lake has developed a real time, hardware and software system designed to implement and evaluate biologically inspired retinal and cortical models. The hardware is based on the Adaptive Solutions Inc. massively parallel CNAPS system COHO boards. Each COHO board is a standard size 6U VME card featuring 256 fixed point, RISC processors running at 20 MHz in a SIMD configuration. Each COHO board has a Companion board built to support a real time VSB interface to an imaging seeker, a NTSC camera and to other COHO boards. The system is designed to have multiple SIMD machines each performing different Corticomorphic functions. The system level software has been developed which allows a high level description of Corticomorphic structures to be translated into the native microcode of the CNAPS chips. Corticomorphic structures are those neural structures with a form similar to that of the retina, the lateral geniculate nucleus or the visual cortex. This real time hardware system is designed to be shrunk into a volume compatible with air launched tactical missiles. Initial versions of the software and hardware have been completed and are in the early stages of integration with a missile seeker.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
David K. Andes, David K. Andes, James C. Witham, James C. Witham, Michael D. Miles, Michael D. Miles, } "Missileborne artificial vision system (MAVIS)", Proc. SPIE 2243, Applications of Artificial Neural Networks V, (2 March 1994); doi: 10.1117/12.169965; https://doi.org/10.1117/12.169965
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT

Advanced Digital Video Processing Unit
Proceedings of SPIE (July 10 1985)
Real-Time Image Data Acquisition/Retrieval (RIDAR) System
Proceedings of SPIE (October 29 1975)
Boeing Shaped Scan Correlator (BOSSCO)
Proceedings of SPIE (December 22 1980)
Parallel implementation of Mpeg-2 video decoder
Proceedings of SPIE (January 14 2006)

Back to Top