16 September 1994 High-data-rate DCT/IDCT architecture by parallel processing
Author Affiliations +
Proceedings Volume 2308, Visual Communications and Image Processing '94; (1994) https://doi.org/10.1117/12.186032
Event: Visual Communications and Image Processing '94, 1994, Chicago, IL, United States
A new DCT/IDCT architecture capable of handling higher input/output data rates has been proposed. In the proposed architecture, the 8-point input data vector for DCT/IDCT is divided into two 4-point data vectors, the even part and the odd part. These two parts are parallelly processed. As a result, the 8-point DCT/IDCT is completed for 4 clock cycles, while the conventional DCT/IDCT processors need 8 clock cycles. Therefore, our novel DCT/IDCT architecture achieves twice higher data rates, which is useful for the applications like the real- time HDTV. For the purpose of reducing the hardware size, we replaced the Modified Booth Multiplier by the Pre-Rounded Multiplier, in which some lower significant bits of partial sums are rounded before summations. To achieve high data rates, multipliers and accumulators were composed of Carry Save Adders and Pipeline Registers. Although the proposed DCT/IDCT architecture has a larger chip size than the one based on the Distributed Arithmetic method, the size is reasonable in 1.0 micrometers CMOS technology. In spite of a larger chip size, the proposed architecture can achieve higher data rates and high accuracy. The high regularity of the proposed architecture is also appropriate for VLSI implementation.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Tae-Yong Kim, Tae-Yong Kim, Lee-Sup Kim, Lee-Sup Kim, Jae-Kyoon Kim, Jae-Kyoon Kim, "High-data-rate DCT/IDCT architecture by parallel processing", Proc. SPIE 2308, Visual Communications and Image Processing '94, (16 September 1994); doi: 10.1117/12.186032; https://doi.org/10.1117/12.186032


Back to Top