Translator Disclaimer
7 December 1994 Importance of mask technical specifications on the lithography error budget
Author Affiliations +
The Semiconductor Industry Association (SIA) has identified a fifteen year roadmap of lithography requirements for gigabit device generations and beyond. Several lithography methods have been identified to meet the projected overlay, critical dimension control, and defectivity targets. Error budgets are useful in determining the overall capability of a new technology based on sub-component performance. Baseline error budget models used by the SIA Lithography roadmap committee are presented to highlight critical technology improvement areas, with emphasis on current and future mask capabilities.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Gary C. Escher "Importance of mask technical specifications on the lithography error budget", Proc. SPIE 2322, 14th Annual BACUS Symposium on Photomask Technology and Management, (7 December 1994);


Changing technology requirements of mask metrology
Proceedings of SPIE (October 01 2013)
In-die mask registration for multi-patterning
Proceedings of SPIE (September 16 2013)
Back to square 9 a demonstration of 9 in....
Proceedings of SPIE (December 27 2002)
Absolute pattern placement metrology on wafers
Proceedings of SPIE (August 04 1993)
New distortion metrology using reticle coordinate error
Proceedings of SPIE (September 01 1998)

Back to Top