Translator Disclaimer
14 September 1994 Low-cost laser scanning technique for CMOS latchup detection
Author Affiliations +
Since the CMOS Latchup phenomena is due to parasitic bipolar elements in the monolithic structure, this failure potential is always present and may return with each new circuit design or shrink of a proven design. Industry standard tests do not always identify latchup problems and/or pinpoint the exact latchup sites. laser scanning during electrical test has been shown to dot both, however, the expense of existing laser scanning systems has prevented widespread application of the procedure. This paper describes a system which features very low cost components including a semiconductor laser diode and an acoustic detection scheme which allows detection of all sites and a qualitative estimate of latchup susceptibility. if routinely used, the method could perhaps allow a smoother evolution of design rules.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Donald L. Parker "Low-cost laser scanning technique for CMOS latchup detection", Proc. SPIE 2337, Optical Characterization Techniques for High-Performance Microelectronic Device Manufacturing, (14 September 1994);


Design of a high power laser diode driver
Proceedings of SPIE (December 31 2013)
DPSSL and FL pumps based on 980 nm telecom pump...
Proceedings of SPIE (June 01 2004)

Back to Top