31 January 1995 Image understanding architecture: a status report
Author Affiliations +
Proceedings Volume 2368, 23rd AIPR Workshop: Image and Information Systems: Applications and Opportunities; (1995) https://doi.org/10.1117/12.200803
Event: 23 Annual AIPR Workshop: Image and Information Systems: Applications and Opportunities, 1994, Washington, DC, United States
The image understanding architecture (IUA) effort is now entering a new phase. The second generation IUA prototypes are nearing completion and our experience with the hardware, extensive software simulations, and additional research are guiding the development of a new generation of the IUA. Furthermore, the primary contractors have been selected for a technology reinvestment project (TRP) award to develop a commercial, off-the-shelf implementation of the new IUA for dual-use embedded applications. Thus, the IUA effort is in the process of making the transition from a research and development project to being a commercially available vision accelerator. IUA development is currently taking place at three sites (Hughes Research Laboratories in Malibu, Calif., Amerinex Artificial Intelligence Inc., and the University of Massachusetts at Amherst). This TRP consortium plans to form a new company to take over all aspects of IUA development and production. This article summarizes the previous efforts, describes the current status of the effort, expands briefly upon some of the basic research that is supporting the next generation IUA, and concludes with a section describing the efforts that will be undertaken in developing the next generation.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Charles C. Weems, Charles C. Weems, } "Image understanding architecture: a status report", Proc. SPIE 2368, 23rd AIPR Workshop: Image and Information Systems: Applications and Opportunities, (31 January 1995); doi: 10.1117/12.200803; https://doi.org/10.1117/12.200803


Real-time supercomputing on iWarp
Proceedings of SPIE (April 29 1992)
Colt: an experiment in wormhole run-time reconfiguration
Proceedings of SPIE (October 20 1996)
ASPIPE: A Graphical Interface for the PIPE System
Proceedings of SPIE (March 28 1989)
Cache-aware network-on-chip for chip multiprocessors
Proceedings of SPIE (May 28 2009)
Aladdin signal processor and architecture modeling
Proceedings of SPIE (October 19 1993)

Back to Top