Translator Disclaimer
31 January 1995 MaxVideo 200: a pipeline image processing architecture for performance-demanding applications
Author Affiliations +
Proceedings Volume 2368, 23rd AIPR Workshop: Image and Information Systems: Applications and Opportunities; (1995) https://doi.org/10.1117/12.200800
Event: 23 Annual AIPR Workshop: Image and Information Systems: Applications and Opportunities, 1994, Washington, DC, United States
Abstract
A variety of hardware architectures have been used to address image processing needs including general purpose processors (CPUs, array processors, and DSPs), parallel processors, and pipeline processors. In performance-demanding imaging applications a pipeline processing architecture, such as MaxVideo 200, has some distinct advantages. MaxVideo 200 is a pipeline processing architecture designed by Datacube for a variety of image processing applications. It consists of many different `algorithmically specific' processing sections that may be used to process the image in stages. These processing sections all operate at a 20 MHz, synchronous rate. Each processing section performs its operation (convolution, arithmetic operation, look-up table, etc...) in a fixed, integer number of clock cycles. The time it takes for each processing section to perform its function is known as pipeline delay. Since the pipeline delay of each section is fixed, the cumulative delay of passing the image data through multiple processing sections can be calculated. This cumulative delay can then be compensated for within the memory architecture of the MaxVideo 200. The memory architecture of the MaxVideo 200 also operates on the same synchronous 20 MHz clock as the processing section. By controlling when the memory acquires the image data after it has been processed, the image may be `realigned' in memory for display or further processing.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Glen L. Ahearn "MaxVideo 200: a pipeline image processing architecture for performance-demanding applications", Proc. SPIE 2368, 23rd AIPR Workshop: Image and Information Systems: Applications and Opportunities, (31 January 1995); https://doi.org/10.1117/12.200800
PROCEEDINGS
4 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Automatic surface inspection and classification systems
Proceedings of SPIE (December 16 1993)
Real-time machine vision inspection of plastic bottle closures
Proceedings of SPIE (September 12 1995)
TDI Imaging In Industrial Inspection
Proceedings of SPIE (March 31 1990)
Machine vision applications in power plant inspection
Proceedings of SPIE (March 10 1994)

Back to Top