Cost-effective optoelectronic packaging for multichip modules and backplane level optical interconnects

Julian P. G. Bristow; Yue Liu; Terry Marta; Sommy Bounnak; Klein Johnson; Yung-Sheng Liu; Herbert S. Cole

doi:10.1117/12.206334

5 April 1995 Cost-effective optoelectronic packaging for multichip modules and backplane level optical interconnects

Julian P. G. Bristow, Yue Liu, Terry Marta, Sommy Bounnak, Klein Johnson, Yung-Sheng Liu, Herbert S. Cole

Proceedings Volume 2400, Optoelectronic Interconnects III; (1995) https://doi.org/10.1117/12.206334
Event: Photonics West '95, 1995, San Jose, CA, United States

Abstract

Optical backplanes are of increasing interest for commercial and military avionic processors, and for commercial supercomputers. Projected interconnection density limits of electrical interconnects are rapidly becoming a bottleneck, preventing optimal exploitation of electronic processor capability. A potential obstacle to the commercial development of optoelectronic interconnect components for backplane-based systems is the small market for such specialized technology. In order to ensure that a cost effective solution is available for backplane based systems, commonality with a higher volume application is required. We describe optical packaging techniques for board level waveguides and multichip modules which exploit materials, processes and equipment already in widespread use in the electronics industry, and which can also be applied to a wide range of optoelectronic modules for local area network and telecommunications applications. Rugged polyetherimide waveguides with losses of 0.24 dB/cm have been integrated with conventional circuit board materials, and optoelectronic die have been packaged in a multichip module process using equipment normally used for purely electronic packaging. Practical optical interfaces and connectors have been demonstrated for board-to-backplane and board-to-multichip module applications, and offer increased pincount over their electrical counterparts while retaining compatibility with existing electrical connector alignment and fabrication tolerances.

Citation Download Citation

Julian P. G. Bristow, Yue Liu, Terry Marta, Sommy Bounnak, Klein Johnson, Yung-Sheng Liu, and Herbert S. Cole "Cost-effective optoelectronic packaging for multichip modules and backplane level optical interconnects", Proc. SPIE 2400, Optoelectronic Interconnects III, (5 April 1995); https://doi.org/10.1117/12.206334

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available