Translator Disclaimer
5 April 1995 Interconnection issues for vertical-to-surface-transmission electrophotonic device (VSTEP) optoelectronic information processing systems
Author Affiliations +
Abstract
We simulate parallel and serial implementations of functions on VSTEP (vertical to surface transmission electro-photonic device) based digital optical computing architectures. Taking optical thyristors as representative devices, we find that intrinsic fan-in and fan-out losses negate many of the speed advantages of the parallel implementation. However, in the regime where VSTEP rise- and fall-times are of the same order as transcription time the parallel solution becomes more attractive.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Andrew G. Kirk and Hugo Thienpont "Interconnection issues for vertical-to-surface-transmission electrophotonic device (VSTEP) optoelectronic information processing systems", Proc. SPIE 2400, Optoelectronic Interconnects III, (5 April 1995); https://doi.org/10.1117/12.206310
PROCEEDINGS
10 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Optical RISC computer
Proceedings of SPIE (June 30 1993)
Multi-Gb/s optical computer interconnect
Proceedings of SPIE (September 30 1991)
Optically reconfigurable liquid crystal logic gate array
Proceedings of SPIE (September 29 1996)

Back to Top