Manufacturing reliability and yield optimization of GaAs MMICs

Andre Mitonneau; Edwige Guillemet; Jean-Louis Deviller; Pierre Baudet

doi:10.1117/12.221461

22 September 1995 Manufacturing reliability and yield optimization of GaAs MMICs

Andre Mitonneau, Edwige Guillemet, Jean-Louis Deviller, Pierre Baudet

Proceedings Volume 2635, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis; (1995) https://doi.org/10.1117/12.221461
Event: Microelectronic Manufacturing '95, 1995, Austin, TX, United States

Abstract

Improving yield and reliability while reducing fabrication cost is a constant challenge in the semiconductor industry; in this context, while evaluating new fabrication equipment for a 3 inch fabline, unexpected physical defects occurred during reliability test at elevated temperature (300 degree(s)C): they consisted in a degradation of the 2^nd TiPtAu interconnect level, accompanied by localized cracks and peel-off of the final SiN passivation layer. This paper describes the work undertaken to find out the origin of the observed defects, to set proper process conditions and to optimize the process. Design of experiments (DOE) has been used to find out that a SiO₂ isolation layer was responsible for the occurrence of the observed defects. Then, it has also been used to model the effect of the deposition parameters as a function of the main properties of this isolation layer: uniformity, internal stress, deposition rate, etch rate in aqueous solution, refractive index, and of course generation of the above mentioned defects. Finally, making use of the model, we have achieved the optimization of the PECVD process with the following constraints: total disappearance of the mentioned defects, including reliability tests at elevated temperature, minimum internal stress of the layer compatible with best uniformity and dielectric density. The new deposition conditions have been validated through electrical measurements made on metal-insulator-metal capacitances before and after reliability test performed at elevated temperature (300 degree(s)C).

Citation Download Citation

Andre Mitonneau, Edwige Guillemet, Jean-Louis Deviller, and Pierre Baudet "Manufacturing reliability and yield optimization of GaAs MMICs", Proc. SPIE 2635, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis, (22 September 1995); https://doi.org/10.1117/12.221461

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
10 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Semiconducting wafers

Reliability

Dielectrics

Gallium arsenide

Capacitance

Capacitors

Diffractive optical elements

Show All Keywords

Keywords/Phrases

Search In:

Publication Years