Translator Disclaimer
22 September 1995 Solving production process challenges with wafer-level reliability techniques
Author Affiliations +
Many major semiconductor fabs are beginning to implement wafer-level reliability (WLR) as a means to improve both quality and yield of their product. Presently available WLR test structures provide a method for the reliability engineer to monitor the reliability of advanced state- of-the-art devices manufactured from CMOS, Bipolar, and BiCMOS technologies. However, these test structures also provide statistical parameters resulting from 'integrated', i.e., multiple processes. This paper examines how in-line testing of presently available WLR test structures can enable the process engineer to uniquely examine various process control parameters. Results in the form of tables and control charts show that implementation of WLR in the manufacturing area provide data useful to process, equipment, and reliability engineers.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
J. Shideler, Joseph Reedholm, and C.B. Chuck Yarling "Solving production process challenges with wafer-level reliability techniques", Proc. SPIE 2635, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis, (22 September 1995);


Manufacturing challenges for sub-half-micron technologies
Proceedings of SPIE (September 19 1995)
Manufacturing challenges for sub-half micron technologies
Proceedings of SPIE (September 22 1995)
Wafer level reliability
Proceedings of SPIE (January 14 1993)

Back to Top