Plasma charging effects on device degradation from via sputter etch

Lakshmanna Vishnubhotla; Jamin Michael Ling; Jimmy Huang; Yujen Wu; Greg Smith; Mehdi Zamanian; Fu-Tai Liou; Kaihan A. Ashtiani; M. D. Mc Nicholas

doi:10.1117/12.221148

15 September 1995 Plasma charging effects on device degradation from via sputter etch

Lakshmanna Vishnubhotla, Jamin Michael Ling, Jimmy Huang, Yujen Wu, Greg Smith, Mehdi Zamanian, Fu-Tai Liou, Kaihan A. Ashtiani, M. D. Mc Nicholas

Author Affiliations +

Proceedings Volume 2636, Microelectronic Device and Multilevel Interconnection Technology; (1995) https://doi.org/10.1117/12.221148
Event: Microelectronic Manufacturing '95, 1995, Austin, TX, United States

Abstract

Inductively Coupled Plasma (ICP) and diode sputter etch processes for via filling technology were evaluated in view of the plasma and/or high field damage to the 7 nm gate oxide in both n- and p-channel MOSFETs using 0.35 micrometers CMOS technology. A number of sputter process conditions were considered including the substrate bias, gas flow, and sputter power to examine the threshold voltage instability, drive currents degradation and charge trapping in the gate oxide and the generation of Si/SiO₂ interface traps. Via sizes ranging from 0.5 to 1.0 micrometers were studied for lower and tighter distributions of via resistance. A comparison between ICP and diode sputter processes showed better process robustness for ICP sputter etch than of the diode sputter process. Un- annealed and as processed devices showed as high as 20% change in threshold voltage (V_t) shift and 10% decrease in drive currents for the diode sputter process while the ICP process resulted in as low as 5% change in threshold voltage shift and less than 3% degradation in drive currents. Differences between n- and p-MOSFETs degradation were also observed. The possible process-induced device damage mechanisms will be discussed.

Citation Download Citation

Lakshmanna Vishnubhotla, Jamin Michael Ling, Jimmy Huang, Yujen Wu, Greg Smith, Mehdi Zamanian, Fu-Tai Liou, Kaihan A. Ashtiani, and M. D. Mc Nicholas "Plasma charging effects on device degradation from via sputter etch", Proc. SPIE 2636, Microelectronic Device and Multilevel Interconnection Technology, (15 September 1995); https://doi.org/10.1117/12.221148

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
8 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Diodes

Etching

Plasma

Resistance

Field effect transistors

Oxides

CMOS technology

Show All Keywords

Keywords/Phrases

Search In:

Publication Years