22 March 1996 Novel architectures for implementing very high throughput variable-length decoders in HDTV systems
Author Affiliations +
Abstract
Variable Length Decoders (VLD) constitute one of the principal bottlenecks in building HDTV Decoders. In these systems, the VLD must decode at a rate of about 100 million code words per second or higher. The VLD speed of operation, however, is limited by long propagation delays in the word length decoding loop caused by wide barrel shifting, large table decoding, multiplexing, and arithmetic operations. The stringent speed requirements present major challenges in VLD implementation using current VLSI technology. Several techniques of VLD throughput enhancement are discussed here. Some of these methods increase the speed of the loop hardware, while the others introduce some parallelism in processing the inherently serial bit stream data. These techniques can be combined together or used independently to provide advantages in different applications. The techniques of Type-Independent Length Decoding Loop Acceleration and Scaleable Quasi-Parallel Processing produce very good results in professional applications (studio, medical etc.). For consumer applications, the One-Hot architecture along with the technique of Adaptive Acceleration in Processing of Huffman Coded Bit Streams promise to deliver feasible and inexpensive VLD implementations in VLSI with the benefit of operation at clock rates lower than those required in the architectures traditionally employed. A method of Dynamic State Machine Partitioning in Tree Searching VLD implementations is also considered for a `pre-VLD' application, where word boundary information is extracted to enhance the performance of the actual VLD.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Michael Bakhmutsky, Michael Bakhmutsky, "Novel architectures for implementing very high throughput variable-length decoders in HDTV systems", Proc. SPIE 2668, Digital Video Compression: Algorithms and Technologies 1996, (22 March 1996); doi: 10.1117/12.235413; https://doi.org/10.1117/12.235413
PROCEEDINGS
36 PAGES


SHARE
RELATED CONTENT

140-Mbit/s HDTV coding using subband and hybrid techniques
Proceedings of SPIE (November 30 1991)
Experience With The CMU Programmable Systolic Chip
Proceedings of SPIE (November 27 1984)
Arithmetic Frequency Synthesis Using A Systolic Array
Proceedings of SPIE (January 03 1986)
Versatile mosaic CCD controller design
Proceedings of SPIE (May 31 1994)
ASP: a parallel computing technology
Proceedings of SPIE (August 31 1990)

Back to Top