Translator Disclaimer
27 February 1996 High-level design methodology for the implementation of image processing ASICs
Author Affiliations +
Proceedings Volume 2727, Visual Communications and Image Processing '96; (1996) https://doi.org/10.1117/12.233315
Event: Visual Communications and Image Processing '96, 1996, Orlando, FL, United States
Abstract
This paper presents an integrated design methodology for the development of high-level image processing algorithms and their ASIC implementation. A commercially available DSP development system is utilized to implement this strategy. A 2-D DCT algorithm is used as an example to illustrate the smooth transition between high-level algorithm development and hardware synthesis.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Mohamed A. Wahab, Iain W. Shewring, and S. John Rees "High-level design methodology for the implementation of image processing ASICs", Proc. SPIE 2727, Visual Communications and Image Processing '96, (27 February 1996); https://doi.org/10.1117/12.233315
PROCEEDINGS
9 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Efficient convolution algorithm for VLIW media processors
Proceedings of SPIE (December 21 1998)
Enhanced 64 Kbit/s Video Phone-System
Proceedings of SPIE (September 05 1989)
Efficient one-scan-back PDAF for target tracking in clutter
Proceedings of SPIE (November 26 2001)
Rapid update of odd DCT and DST for real time...
Proceedings of SPIE (May 25 2005)

Back to Top