26 June 1996 On-focal-plane ADC: recent progress at JPL
Author Affiliations +
Abstract
Two 8 bit successive approximation analog-to-digital converters (ADC), an 8 bit single slope ADC and a 12 bit current mode incremental sigma delta ((Sigma) -(Delta) ) ADC have been designed, fabricated, and tested. The 20.4 micrometers and 40 micrometers pitch successive approximation test chip designs are compatible with active pixel sensors (APS) column parallel architectures. A 64 X 64 photogate APS with this ADC integrated on-chip was fabricated in a 1.2 micrometers N-well CMOS process and achieves 8 bit accuracy. A 1 K X 1 K APS with 11 micrometers pixels and a single slope ADC in each column was fabricated in a 0.55 micrometers N-well CMOS process and also achieves 8 bit accuracy. The successive approximation designs consume as little as 49 (mu) W at a 500 KHz conversion rate meeting the low power requirements inherent in column parallel architectures. The current mode (Sigma) -(Delta) ADC test chip is designed to be multiplexed among 8 columns in a semi-column parallel current mode APS architecture. It consumes 800 (mu) W at a 5 KHz conversion rate.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Zhimin Zhou, Zhimin Zhou, Bedabrata Pain, Bedabrata Pain, Roger Panicacci, Roger Panicacci, Karmak Mansoorian, Karmak Mansoorian, Junichi Nakamura, Junichi Nakamura, Eric R. Fossum, Eric R. Fossum, } "On-focal-plane ADC: recent progress at JPL", Proc. SPIE 2745, Infrared Readout Electronics III, (26 June 1996); doi: 10.1117/12.243529; https://doi.org/10.1117/12.243529
PROCEEDINGS
12 PAGES


SHARE
Back to Top