Translator Disclaimer
7 June 1996 TM-66 swiFFT DSP chip: architecture, algorithms, and applications
Author Affiliations +
This paper discusses the architectures of the TM-66 swiFFT DSP chip, the algorithms that the swiFFT chip is optimized for, the design of the S2 vector processing node that uses it, and applications of the above. The architecture of the swiFFT chip is optimized for real-time DSP processing in general, and the FFT algorithm in particular. It uses twenty IEEE 32-bit floating point adders and multipliers to sustain 680 MFLOPS during FFT processing and other algorithms, making it one of the fastest floating point DSP chips generally available. This paper discusses in detail the internal architecture, the tradeoffs between performance and generality, and the implementation of the FFT and other algorithms using this chip. In conclusion, some brief design overviews of a dual TM-66 board and an FFT building-block module are given to illustrate data flow through, and control of, the TM-66 swiFFT chip.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
John A. Marsh and John McCaskill "TM-66 swiFFT DSP chip: architecture, algorithms, and applications", Proc. SPIE 2750, Digital Signal Processing Technology, (7 June 1996);

Back to Top