Paper
12 September 1996 Fault isolation with fanin tree technique
Kang Siong Ng
Author Affiliations +
Abstract
With the ever increasing complexity in IC design and with the introduction of flip chip technology, the pressing need for computer aided fault isolation (FI) is sensed. Fanin tree is a collection of subsequent fan-in signals with respect to a given node. As such, possible failing locations can be narrowed down to nodes that reside within the fanin tree only. Multiple fanin trees from multiple known failing nodes can also be intersected to locate common driving nodes. This paper presents an application program that was developed for Intel standard (.sch) netlist format. The result is FTREE; a fanin tree tool that is independent of product. This tool enhances the performance of other FA tools; but for its optimum usage, proper scan node selection is required during design stage. Selection of these nodes also is presented.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kang Siong Ng "Fault isolation with fanin tree technique", Proc. SPIE 2874, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis II, (12 September 1996); https://doi.org/10.1117/12.250838
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Associative arrays

Computer aided design

Device simulation

Failure analysis

Standards development

Computer simulations

Metals

RELATED CONTENT

Optimization of integrated circuit technology
Proceedings of SPIE (February 01 2001)
Hardware Description System Development
Proceedings of SPIE (August 04 1982)
Lifetime evaluation of CMOS mixed signal devices
Proceedings of SPIE (October 24 2012)
VARAN: variability analysis for memory cell robustness
Proceedings of SPIE (March 04 2008)
Foundry technology trend
Proceedings of SPIE (September 03 1998)

Back to Top