13 September 1996 Key issues in evaluating hot-carrier reliability
Author Affiliations +
Two key issues in evaluating the hot-carrier reliability of CMOS device technologies will be examined. First, the basis for establishing hot-carrier reliability criteria will be analyzed. The case will be made for incorporating information about circuit performance requirements and operating conditions into future hot-carrier reliability criteria rather than relying on more ambiguous criteria defined by device-performance requirements alone. Second, the impact of lower operating voltages on hot-carrier reliability criteria and models will be analyzed. An assessment will be made of the future significance and impact of hot-carrier degradation for future scaled CMOS technologies.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
James E. Chung, James E. Chung, } "Key issues in evaluating hot-carrier reliability", Proc. SPIE 2875, Microelectronic Device and Multilevel Interconnection Technology II, (13 September 1996); doi: 10.1117/12.250889; https://doi.org/10.1117/12.250889


Approaching nanoscale integration
Proceedings of SPIE (April 20 2003)
Technology mapping for hot-carrier reliability enhancement
Proceedings of SPIE (September 10 1997)
Scaling the gate dielectric
Proceedings of SPIE (August 31 1999)
1 f noise in deep submicron CMOS technology for RF...
Proceedings of SPIE (May 24 2004)
Gate leakage tolerant circuits in deep sub 100 nm CMOS...
Proceedings of SPIE (March 29 2004)
Temperature impact on multiple-input CMOS gates delay
Proceedings of SPIE (May 09 2007)

Back to Top