Paper
13 September 1996 Study of integration issues in shallow trench isolation for deep submicron CMOS technologies
Amitava Chatterjee, Mark E. Mason, K. Joyner, Daty Rogers, Doug Mercer, John Kuehne, A. L. Esquivel, P. Mei, Suhail S. Murtaza, Kelly J. Taylor, Iqbal Ali, S. Nag, Sean C. O'Brien, S. Ashburn, Ih-Chin Chen
Author Affiliations +
Abstract
This paper presents a study of the issues in integrating the pattern, fill, planarization and surface cleanup processes to design a shallow trench isolation (STI) flow suitable for 0.25 micrometers CMOS technologies. Technological choices and their effects on the characteristics of the STI technology are discussed. Experimental data is presented to illustrate how process choices at various stages of the STI flow are made to optimize the STI structure.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Amitava Chatterjee, Mark E. Mason, K. Joyner, Daty Rogers, Doug Mercer, John Kuehne, A. L. Esquivel, P. Mei, Suhail S. Murtaza, Kelly J. Taylor, Iqbal Ali, S. Nag, Sean C. O'Brien, S. Ashburn, and Ih-Chin Chen "Study of integration issues in shallow trench isolation for deep submicron CMOS technologies", Proc. SPIE 2875, Microelectronic Device and Multilevel Interconnection Technology II, (13 September 1996); https://doi.org/10.1117/12.250874
Lens.org Logo
CITATIONS
Cited by 3 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Oxides

Etching

Chemical mechanical planarization

Oxidation

CMOS technology

Lithography

Silicon

Back to Top