Novel high-speed architecture for machine vision applications

Bassam S. Farroha; R. G. Deshmukh

doi:10.1117/12.257275

31 October 1996 Novel high-speed architecture for machine vision applications

Bassam S. Farroha, R. G. Deshmukh

Proceedings Volume 2908, Machine Vision Applications, Architectures, and Systems Integration V; (1996) https://doi.org/10.1117/12.257275
Event: Photonics East '96, 1996, Boston, MA, United States

Abstract

This paper focuses on producing a state-of-the-art technique for designing an image recognition system for machine vision applications. The motivation behind the new system design is to provide a unique methodology, using strategic design techniques, to implement a system that addresses real-world image recognition applications. The introduction of application-specific, massively parallel array of processors, where low-level processing is accomplished on reconfigurable hardware structures, highlights the scheme. The system was built and simulated on a VLSI chip and results were verified using Electric Rules Check and Harris Timing Analysis examination tools. The system is composed of there functional layers and a main control unit. The top two layers are used for image loading and manipulation and the third layer is used for processing the pixel values. Each layer has a local control unit, while the main control unit oversees the operations of the whole system and synchronizes the processes. A CAD designer tool was implemented to facilitate the design and reconfiguration f the low-level processing elements. This tool has a modular library of processing elements and a logic verification algorithm. The current architecture of the chip was built to accommodate a 64 by 64 array with unlimited stackable characteristics to handle larger images. This paper will present the top level design layers, the distributed control, and demonstrate that the proposed system is image complexity invariant. The massively parallel approach of transferring data and control signals and the processing of image data is presented. The system takes into consideration cost, size, speed,and reliability needs of today's applications.

Citation Download Citation

Bassam S. Farroha and R. G. Deshmukh "Novel high-speed architecture for machine vision applications", Proc. SPIE 2908, Machine Vision Applications, Architectures, and Systems Integration V, (31 October 1996); https://doi.org/10.1117/12.257275

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
7 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Computer aided design

Image processing

Control systems

Image segmentation

Imaging arrays

Machine vision

Logic

Show All Keywords

Keywords/Phrases

Search In:

Publication Years