21 October 1996 Resource pools: an abstraction for configurable computing codesign
Author Affiliations +
Abstract
The utility of configurable computing platforms has been demonstrated and documented for a wide variety of applications. Retargeting an application to custom computing machines (CCMs) has been shown to accelerate execution speeds with respect to execution on a sequential, general- purpose processor. Unfortunately, these platforms have proven to be rather difficult to program when compared to contemporary general-purpose platforms. Retargeting applications is non-trivial, due to the lack of design tools which work at a high level and consider all available computational units in the target architecture. To make configurable computing accessible to a wide user base, high- level entry tools -- preferably targeted toward familiar programming environments -- are needed. Also, in order to target a wide variety of custom computing machines, such tools cannot depend on a particular, fixed, architectural configuration. This paper introduces resource pools as an abstraction of general computing devices which provides a homogeneous description of FPGAs, ASICs, CPUs, or even an entire network of workstations. Also presented is an architecture-independent design tool which accepts a target architecture's description as a collection of resource pools, and partitions a program written in a high-level language onto that architecture, effectively synthesizing a hardware description for the FPGA portions of A CCM, and a software description for any attached CPUs.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
James B. Peterson, James B. Peterson, Peter M. Athanas, Peter M. Athanas, } "Resource pools: an abstraction for configurable computing codesign", Proc. SPIE 2914, High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, (21 October 1996); doi: 10.1117/12.255819; https://doi.org/10.1117/12.255819
PROCEEDINGS
7 PAGES


SHARE
RELATED CONTENT

Comparison of modular multipliers on FPGAs
Proceedings of SPIE (December 24 2003)
Novel single-chip evolutionary hardware design using FPGAs
Proceedings of SPIE (October 08 1998)
Reconfigurable logic design case
Proceedings of SPIE (July 02 2002)
On-the-fly reconfigurable logic
Proceedings of SPIE (February 28 2005)

Back to Top