21 October 1996 Signed-digit online floating-point arithmetic for FPGAs
Author Affiliations +
Abstract
Many potential applications for reconfigurable computing need the dynamic range provided by floating-point arithmetic. However, doing floating-point on FPGAs is difficult because of the large amount of hardware required, particularly for multipliers. Some limited success has been obtained through digit-serial implementation of IEEE floating-point multipliers, but the IEEE representation is not easily or efficiently implemented in serial form. Therefore, we have been exploring alternate number representations. Signed-digit representations have shown some promise, since their form lends them to serial computation, which consumes much less hardware than fully parallel approaches. We show how the signed-digit representation can be used to implement floating-point arithmetic, and we present prototype implementations using Altera FPGAs.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Atakorn Tangtrakul, Atakorn Tangtrakul, Benjamin Yeung, Benjamin Yeung, Todd A. Cook, Todd A. Cook, "Signed-digit online floating-point arithmetic for FPGAs", Proc. SPIE 2914, High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, (21 October 1996); doi: 10.1117/12.255805; https://doi.org/10.1117/12.255805
PROCEEDINGS
12 PAGES


SHARE
Back to Top