4 April 1997 Experimental performance of an ATM-based buffered hyperplane CMOS-SEED smart pixel array
Author Affiliations +
Abstract
An ATM-based buffered HyperPlane smart pixel array (SPA) utilizing the Hybrid CMOS-SEED technology has been designed, fabricated, and tested. Multiple quantum well p-i-n photodiodes (SEEDs) are used as the optoelectronic interface in the SPA. The SPA consists of a 4 X 9 array of smart pixels comprised of 4 parallel ATM node channels. The chip fabricated is an experimental version extensible to a 256 X 256 array for implementing an ATM-based HyperPlane switching architecture on a free space optical backplane. Experimental performance of the SPA is presented.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Stefan K. Griebel, Stefan K. Griebel, M. Richardson, M. Richardson, K. E. Devenport, K. E. Devenport, Harvard Scott Hinton, Harvard Scott Hinton, } "Experimental performance of an ATM-based buffered hyperplane CMOS-SEED smart pixel array", Proc. SPIE 3005, Optoelectronic Interconnects and Packaging IV, (4 April 1997); doi: 10.1117/12.271093; https://doi.org/10.1117/12.271093
PROCEEDINGS
3 PAGES


SHARE
Back to Top