7 July 1997 Challenge of 1-Gb DRAM development when using optical lithography
Author Affiliations +
Abstract
The traditional lithographic approach employed by the semiconductor industry has been to pursue use of advanced prototype optical exposure tools and resists. The benefits of doing so have been: (1) The lithographic process that is used in development more closely resembles the process that will in fact be used to manufacture the chip. (2) The cost of low K1 imaging (phase-masks, off-axis illumination, and surface imaging resist) can be avoided. However with the introduction of 1Gb-dynamic random access memory (DRAM) development, a paradigm shift is being experienced within the optical lithographic community. With 1Gb-DRAMs, the minimum feature size falls irreversibly below the optical wavelength used to image the feature. Such a situation will make low K1 factor imaging unavoidable. With 175 nm groundrules typical for first generation 1G-DRAMs, K1 factors near 0.4 will be common with 0.5 as an upper limit on advanced systems currently in development irrespective of optical wavelength. This paper will cover the selection process, experimental data, and problems encountered in defining and integrating the lithographic process used to support the critical mask levels on 1Gb-DRAM development. Factors considered include: resist, masks, and illuminations via both simulation and experiment. The simulations were conducted with both internal and externally developed software. The experimental data to be reviewed was generated using an experimental 0.6 NA KrF step and scan system provided by Nikon. The resist used is commercially available from the Shipley corporation.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Timothy R. Farrell, Timothy R. Farrell, Ronald Nunes, Ronald Nunes, Donald J. Samuels, Donald J. Samuels, Alan C. Thomas, Alan C. Thomas, Richard A. Ferguson, Richard A. Ferguson, Antoinette F. Molless, Antoinette F. Molless, Alfred K. K. Wong, Alfred K. K. Wong, Will Conley, Will Conley, Donald C. Wheeler, Donald C. Wheeler, Santo Credendino, Santo Credendino, Munir Naeem, Munir Naeem, Peter Hoh, Peter Hoh, Zhijian G. Lu, Zhijian G. Lu, } "Challenge of 1-Gb DRAM development when using optical lithography", Proc. SPIE 3051, Optical Microlithography X, (7 July 1997); doi: 10.1117/12.275974; https://doi.org/10.1117/12.275974
PROCEEDINGS
9 PAGES


SHARE
Back to Top