Paper
22 July 1997 Real-time image reconstructor ASIC
Carlos Augusto Paiva da Silva Martins, Joao Antonio Zuffo, Sergio Takeo Kofuji
Author Affiliations +
Abstract
This paper shows an architectural proposal for an application specific integrated circuit (ASIC) designed to perform image reconstruction in real time. This architecture implements in hardware the reconstruction technique, called 2D normalized sampled finite sinc reconstructor (NSFSR 2D), which has been formerly proposed and implemented in software. We develop an ASIC that implements NSFSR 2D technique as a dedicated static pipeline architecture. We model and simulate this architecture using VHDL hardware description language. Based on analysis of the validation results, we conclude that the proposed architecture implements the NSFSR 2D correctly and is optimized in performance when compared with a software-based implementation.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Carlos Augusto Paiva da Silva Martins, Joao Antonio Zuffo, and Sergio Takeo Kofuji "Real-time image reconstructor ASIC", Proc. SPIE 3074, Visual Information Processing VI, (22 July 1997); https://doi.org/10.1117/12.280629
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Computer architecture

Image quality

Image display

Raster graphics

Clocks

Reconstruction algorithms

Statistical analysis

Back to Top