Residue Arithmetic Circuit Design Based On Integrated Optics

S. Y. Huang; S. H. Lee

doi:10.1117/12.933240

27 August 1982 Residue Arithmetic Circuit Design Based On Integrated Optics

S. Y. Huang, S. H. Lee

Proceedings Volume 0321, Integrated Optics II; (1982) https://doi.org/10.1117/12.933240
Event: 1982 Los Angeles Technical Symposium, 1982, Los Angeles, United States

Abstract

Hybrid circuits containing integrated optical detectors, waveguides, and electro-optic-switches can be used to perform a variety of digital logic operations. In combining the hybrid circuits with the carry-free residue arithmetic algorithm, different modules are designed to perform basic arithmetic operations, encoding, decoding, and scaling. Based on pipelining and parallel concepts, a vector-vector multiplier is designed to yield very high throughput rate for application involving traditionally slow computation such as matrix-vector multiplication and polynomial evaluation.

Citation Download Citation

S. Y. Huang and S. H. Lee "Residue Arithmetic Circuit Design Based On Integrated Optics", Proc. SPIE 0321, Integrated Optics II, (27 August 1982); https://doi.org/10.1117/12.933240

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available