Design of 0.18-micron NMOSFETs for low-power applications

Shamsul A. Khan; Scott A. Hareland; Al F. Tasch Jr.; Christine M. Maziar; Peter Zeitzoff

doi:10.1117/12.284593

27 August 1997 Design of 0.18-micron NMOSFETs for low-power applications

Shamsul A. Khan, Scott A. Hareland, Al F. Tasch Jr., Christine M. Maziar, Peter Zeitzoff

Proceedings Volume 3212, Microelectronic Device Technology; (1997) https://doi.org/10.1117/12.284593
Event: Microelectronic Manufacturing, 1997, Austin, TX, United States

Abstract

This paper describes a detailed design analysis that has been performed in order to identify the optimum design parameter regions for 0.18 micrometer NMOSFET devices for low power applications. The objective of the analysis was to obtain the highest possible drive current while satisfying a target off- state leakage criterion and a short-channel constraint for a supply voltage of 0.9 V. In the analysis, a set of basic structural and doping profile parameters was utilized in light of the anticipated future trends for this technology generation. In order to control adverse short-channel characteristics for these very short L_eff devices and achieve the largest possible drive current, channel profile engineering was required. Two different channel engineering options, a boron halo implant and a boron anti-punchthrough (APT) implant were investigated. The peak doping (dose) and peak depth (energy) of these implants were varied in order to analyze the effects on device performance. For each selected halo or APT dose and energy, the saturation drain current, I_Dsat, and the change in threshold voltage, (Delta) V_T, due to drain-induced-barrier-lowering (DIBL) were monitored. A design matrix was generated for devices at each of a number of different shallow S/D junction depths, showing both the I_Dsat and (Delta) V_T (DIBL) values plotted against the halo or APT implant dose and energy. These design matrices provide an understanding of the acceptable regions of device operation for different profile conditions. Finally, a comparison of the use of a halo implant versus an APT implant is discussed for this low-power technology.

Citation Download Citation

Shamsul A. Khan, Scott A. Hareland, Al F. Tasch Jr., Christine M. Maziar, and Peter Zeitzoff "Design of 0.18-micron NMOSFETs for low-power applications", Proc. SPIE 3212, Microelectronic Device Technology, (27 August 1997); https://doi.org/10.1117/12.284593

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
11 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Doping

Capacitance

Power supplies

Boron

Matrices

Data modeling

Control systems

Show All Keywords

Keywords/Phrases

Search In:

Publication Years