Paper
27 August 1997 Effect of local interconnect etch-stop layer on channel hot-electron degradation
Jon Cheek, Homi E. Nariman, Dirk Wristers, Deepak Nayak, Ming-Yin Hao
Author Affiliations +
Abstract
Routine use of an etch-stop layer during semiconductor processing favors circuit density and performance through the use of local interconnect and similar damascene processes, and also allows the use of manufacturable etch recipes. Previous studies have demonstrated that post transistor definition, topside passivation and deposition techniques can significantly impact device degradation characteristics. This work further investigates the choice of local interconnect etch-stop layer and its effect on channel hot-electron degradation. A reduction in channel hot-electron degradation is demonstrated through the use of N2O anneal gate oxide, and using experimental data a possible degradation mechanism, caused by the presence of the etch-stop layer, is identified. A brief review of the compatibility of etch-stop layers with high performance 0.3 micrometer CMOS devices is presented through interface state and hot-electron stress measurements.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jon Cheek, Homi E. Nariman, Dirk Wristers, Deepak Nayak, and Ming-Yin Hao "Effect of local interconnect etch-stop layer on channel hot-electron degradation", Proc. SPIE 3212, Microelectronic Device Technology, (27 August 1997); https://doi.org/10.1117/12.284601
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Lithium

Oxides

Interfaces

Human-computer interaction

Hydrogen

Silicon

Transistors

Back to Top