Translator Disclaimer
Paper
9 January 1998 Analysis of memory bandwidth requirements for the H.263 video codec
Author Affiliations +
Proceedings Volume 3309, Visual Communications and Image Processing '98; (1998) https://doi.org/10.1117/12.298365
Event: Photonics West '98 Electronic Imaging, 1998, San Jose, CA, United States
Abstract
Memory bandwidth is emerging as the fundamental impediment to higher performance and lower power computer and communication systems. In this paper, we present an analysis of memory bandwidth requirements for the H.263 video codec algorithms. We provide data and insight into how the choice of cache parameters affects external bandwidth requirements of video. We make use of memory traces generated as a result of running Telenor's H.263 video encoder and decoder software implementations to simulate a large number of cache configurations. In the area of analysis of video algorithms, this paper focuses on the following issues: we provide a study of how varying cache size, block size, associativity, replacement policy, and organization parameters such a split versus unified cache affects memory bandwidth requirements. A comparative study of encoder and decoder bandwidth requirements is presented. We also study various advanced encoding options provided with the H.263 standard in this light. Based on our study, we provide guidelines for traffic-directed memory system design.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Bhanu Kapoor "Analysis of memory bandwidth requirements for the H.263 video codec", Proc. SPIE 3309, Visual Communications and Image Processing '98, (9 January 1998); https://doi.org/10.1117/12.298365
PROCEEDINGS
10 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT


Back to Top