26 March 1998 SIMD processor arrays for image and video processing: a review
Author Affiliations +
Abstract
SIMD processor arrays are becoming popular for their fast parallel executions of low- to medium-complexity image and video processing algorithms, and most stages of the compression standards. In many existing techniques, visual data processing algorithms and compression standards possess a high degree of parallelism. In particular, the processing of a certain pixel/block does not generally require data from a distant pixel/block, and the instructions for processing these pixels/blocks are usually identical. Thus, these algorithms map naturally onto the architecture of the SIMD processor arrays. In this paper, the architectures of the recently SIMD processor arrays will be reviewed together with algorithms demonstrating their superior features. Due to the length of the paper, only processor arrays implemented at the chip-level are discussed, especially those whose logic circuits are merged/embedded in the SRAM or DRAM memory process. While some processor arrays are designed by embedding the memory modules onto the existing processors, a significant number of processor arrays are realized by integrating logic circuits onto existing RAM to save the inherently large memory bandwidth, and thus achieving a performance in the order of Tera instructions per second.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Thinh Minh Le, Thinh Minh Le, W. Martin Snelgrove, W. Martin Snelgrove, Sethuraman Panchanathan, Sethuraman Panchanathan, } "SIMD processor arrays for image and video processing: a review", Proc. SPIE 3311, Multimedia Hardware Architectures 1998, (26 March 1998); doi: 10.1117/12.304673; https://doi.org/10.1117/12.304673
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT

Efficient convolution algorithm for VLIW media processors
Proceedings of SPIE (December 20 1998)
DSP algorithms in FPGA: proposition of a new architecture
Proceedings of SPIE (December 27 2007)
High-Performance Parallel Processors
Proceedings of SPIE (December 07 1978)
FFT on reconfigurable hardware
Proceedings of SPIE (September 18 1995)
Implementation of 2-D DCT based on FPGA
Proceedings of SPIE (August 19 2010)

Back to Top