8 June 1998 Competitive assessment of 200-mm epitaxial silicon wafer flatness
Author Affiliations +
Abstract
The flatness data indicates all suppliers are capable of supporting the 250 nm technology generation while several suppliers are already capable of supporting the 180 nm technology generation. It appears that individual parameter 300 mm polished wafer data are comparable with state-of-the- art and, indeed, may even be better than for 200 mm epitaxial wafers. Continued improvements in the control of the magnitude, tolerance and uniformity of silicon wafers is essential. A steep gradient in the learning curve is being pursued by all suppliers, especially for 300 mm wafers. However, it is also critical to balance the ''best wafer possible' against the cost-o-ownership (CoO) opportunity of not driving silicon requirements to the detection limit or ultimate tool resolution but to some less stringent and optimized value.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Howard R. Huff, D. W. McCormack, "Competitive assessment of 200-mm epitaxial silicon wafer flatness", Proc. SPIE 3332, Metrology, Inspection, and Process Control for Microlithography XII, (8 June 1998); doi: 10.1117/12.308775; https://doi.org/10.1117/12.308775
PROCEEDINGS
6 PAGES


SHARE
Back to Top