Paper
29 June 1998 Accurate proximity correction method with total-process proximity-based correction factor (TCF)
Kohji Hashimoto, Satoshi Usui, Shigeru Hasebe, Masayuki Murota, Takeo Nakayama, Fumitomo Matsuoka, Soichi Inoue, Sachiko Kobayashi, Kazuko Yamamoto
Author Affiliations +
Abstract
A novel, accurate, one-dimensional process proximity correction method is proposed. The method is based on the relationship between a line width variation and the bias which should be corrected. This relationship is characterized by the Total process proximity-based Correction Factor (TCF) which is defined as the slope of the wafer CD variation curve to the mask design CD under a constant pattern pitch condition. At a TCF greater than 1, patterns should be corrected with values less than the line width deviation. By applying the new PPC method to 0.25 micrometer logic gate patterns, a correction rule table was experimentally obtained. The new PPC mask fabricated with the correction rule exhibited a significant improvement over the conventional correction technique in the logic device.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kohji Hashimoto, Satoshi Usui, Shigeru Hasebe, Masayuki Murota, Takeo Nakayama, Fumitomo Matsuoka, Soichi Inoue, Sachiko Kobayashi, and Kazuko Yamamoto "Accurate proximity correction method with total-process proximity-based correction factor (TCF)", Proc. SPIE 3334, Optical Microlithography XI, (29 June 1998); https://doi.org/10.1117/12.310752
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication and 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Semiconducting wafers

Critical dimension metrology

Logic devices

Personal protective equipment

Lithography

Optical proximity correction

RELATED CONTENT

Logic device trend: impact on mask technology
Proceedings of SPIE (September 01 1998)
Pattern asymmetry correction using assist patterns
Proceedings of SPIE (July 05 2000)
Minimizing yield-loss risks through post-OPC verification
Proceedings of SPIE (October 20 2006)
End to end curvilinear for sub-2nm lithography
Proceedings of SPIE (January 01 1900)

Back to Top