28 December 1982 Synchronous Versus Asynchronous Computation In Very Large Scale Integrated (VLSI) Array Processors
Author Affiliations +
Proceedings Volume 0341, Real-Time Signal Processing V; (1982) https://doi.org/10.1117/12.933696
Event: 1982 Technical Symposium East, 1982, Arlington, United States
This paper compares timing and other aspects of a synchronous and asynchronous square array of processing elements, fabricated by means of VLSI technology. Timing models are developed for interprocessor communications and data transfer for both cases. The synchronous timing model emphasizes the clock skew phenomenon, and enables derivation of the dependence of the global clock period on the size of the array. This 0(N**3) dependence, along with the limited flexiblity with regards to programmability and extendability, call for a serious consideration of the asynchronous configuration. A self timed (asynchronous) model, based on the concept of wavefront oriented propagation of computation, is presented as an attractive alternative to the synchronous scheme. Some potential hazards, unique to the asynchronous model presented, and their solutions are also noted.
© (1982) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
S. Y. Kung, S. Y. Kung, R. J. Gal-Ezer, R. J. Gal-Ezer, } "Synchronous Versus Asynchronous Computation In Very Large Scale Integrated (VLSI) Array Processors", Proc. SPIE 0341, Real-Time Signal Processing V, (28 December 1982); doi: 10.1117/12.933696; https://doi.org/10.1117/12.933696


Back to Top