1 September 1998 Formal specification and verification of hardware designs
Author Affiliations +
Proceedings Volume 3412, Photomask and X-Ray Mask Technology V; (1998) https://doi.org/10.1117/12.328817
Event: Photomask Japan '98 Symposium on Photomask and X-Ray Mask Technology V, 1998, Kawasaki City, Japan
Designing modern processors is a great challenges as they involve millions of components. Traditional techniques of testing and simulation do not suffice as the amount of testing required is quite enormous. Design verification is an effective alternative technique for increasing the confidence in the design. Formal verification involves checking whether the system being verified behaves as per the specification using mathematical techniques. In this paper we describe some techniques for enhancing the use of formal methods for the specification and verification of hardware system. We examine how the language Esterel can be used to specify and verify properties of pipelined microprocessor. We also discuss methods for taking hardware descriptions of simple circuits written in VHDL and automatically generating the inputs needed by a theorem prover to prove properties of the circuit.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
S. Ramesh, S.S.S.P Rao, G. Sivakumar, Purandar Bhaduri, "Formal specification and verification of hardware designs", Proc. SPIE 3412, Photomask and X-Ray Mask Technology V, (1 September 1998); doi: 10.1117/12.328817; https://doi.org/10.1117/12.328817


Applying case-based reasoning to macro cell layout
Proceedings of SPIE (March 22 1996)
Reconfigurable logic design case
Proceedings of SPIE (July 02 2002)
FPGA based control system for space instrumentation
Proceedings of SPIE (July 15 2008)

Back to Top