Paper
5 November 1998 Error detection and correction in an optoelectronic memory system
Robert Hofmann, Madhulima Pandey, Steven Peter Levitan, Donald M. Chiarulli
Author Affiliations +
Abstract
This paper describes the implementation of error detection and correction logic in the optoelectronic cache memory prototype at the University of Pittsburgh. In this project, our goal is to integrate a 3-D optical memory directly into the memory hierarchy of a personal computer. As with any optical storage system, error correction is essential to maintaining acceptable system performance. We have implemented a fully pipelined, real time decoder for 60-bit Spectral Reed-Solomon code words. The decoder is implemented in reconfigurable logic, using a single Xilinx 4000-series FPGA per code word and is fully scalable using multiple FPGA's. The current implementation operates at 33 Mhz, and processes two code words in parallel per clock cycle for an aggregate data rate of 4 Gb/s. We present a brief overview of the project and of Spectral Reed-Solomon codes followed by a description of our implementation and performance data.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Robert Hofmann, Madhulima Pandey, Steven Peter Levitan, and Donald M. Chiarulli "Error detection and correction in an optoelectronic memory system", Proc. SPIE 3468, Advanced Optical Memories and Interfaces to Computer Storage, (5 November 1998); https://doi.org/10.1117/12.330404
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Logic

Field programmable gate arrays

Clocks

Optical storage

Computing systems

Error control coding

Optoelectronics

Back to Top