Translator Disclaimer
Paper
28 December 1998 Efficient modeling architecture for real-time content-based arithmetic coding
Author Affiliations +
Proceedings Volume 3653, Visual Communications and Image Processing '99; (1998) https://doi.org/10.1117/12.334722
Event: Electronic Imaging '99, 1999, San Jose, CA, United States
Abstract
In this paper, we describe an efficient modeling architecture for the content-based arithmetic coding on bi-level image. The architecture uses a delay-line buffer to maintain the input pixels such that the pixels in the buffer can be efficiently re-used. Besides, the delay-line buffer can be easily extended and reconfigure for constructing various 'contents.' The experimental result shows that the bottleneck resulting from constructing content for each pixel in a bi-level image can be overcome by the proposed architecture.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hao-Chieh Chang and Liang-Gee Chen "Efficient modeling architecture for real-time content-based arithmetic coding", Proc. SPIE 3653, Visual Communications and Image Processing '99, (28 December 1998); https://doi.org/10.1117/12.334722
PROCEEDINGS
8 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Towards a multimedia remote viewer for mobile thin clients
Proceedings of SPIE (February 08 2011)
Design Of A Freeze-Frame Coder
Proceedings of SPIE (June 03 1987)
Real-time lossless compression for HDTV video using a GPGPU
Proceedings of SPIE (September 16 2011)
Dynamic Simulation Of Hybrid Video Compression
Proceedings of SPIE (November 11 1980)
Image compression using constrained relaxation
Proceedings of SPIE (January 29 2007)

Back to Top