Translator Disclaimer
14 June 1999 CD error budget analysis for 0.18-μm inlaid trench lithography
Author Affiliations +
Lithographic patterning of small inlaid trenches is becoming increasingly important for leading edge semiconductor manufacturing. Correct patterning of these small inlaid features is made difficult by inherent difficulties in darkfield pattern imaging, large substrate reflectivity variations, large sensitivity to reticle CD variations and stringent requirements for the photoresist etch mask. Additionally, successful process optimization requires accurate knowledge of the lithographic errors affecting CD control. We present her a CD control error budget analysis for 0.18 um inlaid trench lithography using 0.6 NA 248 nm exposure tools and high resolution chemically amplified resist. Experiment and tuned simulation are used to translate tool, process and reticle variations into wafer CD variations. Results of across-field and across-wafer error analysis for different process choices are presented as are experimental verifications of their accuracy. Conclusions presented include the significant impact of stepper best- focus determination for across-field CD variation and the considerable overall CD control improvements observed with thin photoresist and strong phase shift processes.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Sergei V. Postnikov, John L. Sturtevant, Kevin D. Lucas, and Chong-Cheng Fu "CD error budget analysis for 0.18-μm inlaid trench lithography", Proc. SPIE 3677, Metrology, Inspection, and Process Control for Microlithography XIII, (14 June 1999);

Back to Top