Translator Disclaimer
14 June 1999 Reduction of postdevelop defects and process times for DUV lithography
Author Affiliations +
As the semiconductor industry moves into deeper sub-quarter micro regime, minimization of post develop process defects is of paramount significance in manufacturing environments. Reduce defects levels can significantly increase the yield in production, resulting in substantial cost savings and also reduce time to market of new devices. Typical approaches to reduce defect levels include extension of the DI rinse time immediately after completion of photoresists development, use of multiple rinse steps and variable rinse spin speed. However, many of these penalize the process throughput. The uniqueness of this project was the use of enhanced rinse hardware with a mechanistic understanding and characterization of defect generation for an advanced DUV resist.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Murthy S. Krishna, Emir Gurer, Ed C. Lee, Gary E. Flores, Sandra S. Ooka, John W. Salois, Royal Cherry, and Reese M. Reynolds "Reduction of postdevelop defects and process times for DUV lithography", Proc. SPIE 3677, Metrology, Inspection, and Process Control for Microlithography XIII, (14 June 1999);


Back to Top