You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
30 August 1999Porous silicon process for encapsulated single-crystal surface-micromachined microstructures
James D. Seefeldt,1 Yogesh B. Gianchandani,2 Michael Mattes,3 Larry Reimer3
1SSI Technologies, Inc. and Univ. of Wisconsin/Madison (United States) 2Univ. of Wisconsin/Madison (United States) 3SSI Technologies, Inc. (United States)
This paper describes a 10-mask process for fabricating single crystal, surface micromachined devices by using porous silicon as a sacrificial layer, and an n-type epitaxial layer for structural material. Single crystal structures have the important advantage over polysilicon structures of precisely controlled material properties, in particular Young's Modulus and residual strain. Additionally, the epitaxial layer is suitable for integrating circuitry, and provides a promising alternative for integrated microsystems. This results in a process with similar flexibility in device design to a polysilicon surface micromachined process, but with the control of a bulk silicon technology. The process also includes provisions for device encapsulation in vacuum using reactive sealing of the microstructure with an LPCVD polysilicon layer. Although this technology is versatile and can be used for a variety of microstructures, the primary demonstration vehicles used in this research effort have been resonators. Some of the key problems is using porous silicon processes include: dimensional control of the porous silicon region; creating a high aspect ratio porous silicon region; eliminating defects induced by the porous silicon process in the remaining silicon structure; and protection of the oxidized porous silicon from etching prior to sacrificial etch.
The alert did not successfully save. Please try again later.
James D. Seefeldt, Yogesh B. Gianchandani, Michael Mattes, Larry Reimer, "Porous silicon process for encapsulated single-crystal surface-micromachined microstructures," Proc. SPIE 3874, Micromachining and Microfabrication Process Technology V, (30 August 1999); https://doi.org/10.1117/12.361229