1 September 1999 Metal gates for advanced CMOS technology
Author Affiliations +
Abstract
This paper will provide an overview of the emerging trends in metal gate solutions for advanced CMOS technology. Performance enhancement in silicon-based CMOS technology through MOSFET scaling has shown some limitations with the current polysilicon gate electrode. Replacing polysilicon gate electrode by metal appears to be promising. However, the choice of the metal gate material depends on its work functions, thermal/chemical stability with surrounding materials, process integration, deposition process, resistivity, and eventually performance, reliability and future scaling. This paper will discuss some of the result published in the literature that address some of these issues and propose future directions. Single mid-gap metal gate approach appears to be simpler from an integration point of view but achieving low MOSFET threshold voltage is a concern. Some channel engineering approaches have been reported to address this issue. Dual metal gate approach with work function similar to n+ and p+ doped poly-Si appears ideal, although processing complexity could be a hindrance. Also the need for inlaid gate integration could be enhanced because of thermal/chemical stability effects of metal gate electrode with underlying gate dielectric, the inability to etch new materials or to reduce device instability due to film stress as in the conventional approach. The performance improvement of CMOS devices has been estimated with metal gates along with reliability issues.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Bikas Maiti, Phil J. Tobin, "Metal gates for advanced CMOS technology", Proc. SPIE 3881, Microelectronic Device Technology III, (1 September 1999); doi: 10.1117/12.360560; https://doi.org/10.1117/12.360560
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT

Carbon nanotube-based non-volatile memory and charge sensors
Proceedings of SPIE (November 12 2005)
Mesoscopic noise in VLSI devices
Proceedings of SPIE (May 08 2003)
CMOS MEMS technology and CAD the case of thermal...
Proceedings of SPIE (July 20 1998)
Application of RTA to a 0.8-um BiCMOS process
Proceedings of SPIE (February 15 1994)

Back to Top