You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
The gate dielectric is arguably the biggest challenge facing the physical scaling of the MOSFET. The alternatives to continued scaling of SiO2 include radical departures from standard process flows and very challenging new materials issues. In the short term, the industry continues to pursue improvements to the reliability and tunneling performance of silicon-dioxide. New data on reliability suggests that SiO2 as thin as 1.6nm may achieve acceptable reliability in the field. Beyond SiO2, there is no material which has yet demonstrated comparable reliability or interface-state-density. The most promising approach involves using sandwiched high-k material, with thin SiO2 at both interfaces. Either Ta2O5 or TiO2 may be suitable in structures of this type.
The alert did not successfully save. Please try again later.
David J. Eaglesham, "Scaling the gate dielectric," Proc. SPIE 3881, Microelectronic Device Technology III, (1 September 1999); https://doi.org/10.1117/12.360539