Identification of amorphous silicon residues in a low-power CMOS technology

Alexandre Acovic; Philippe A. Buffat; Paul Brander; Peter J. Jacob; Oliver Jeandupeux; Vittorio Marsico; Daniel Rosenfeld; Jacques Moser; Markus Kohli; Roger Fluckiger; Karim Belkacem; Pierre C. Fazan

doi:10.1117/12.361339

27 August 1999 Identification of amorphous silicon residues in a low-power CMOS technology

Alexandre Acovic, Philippe A. Buffat, Paul Brander, Peter J. Jacob, Oliver Jeandupeux, Vittorio Marsico, Daniel Rosenfeld, Jacques Moser, Markus Kohli, Roger Fluckiger, Karim Belkacem, Pierre C. Fazan

Author Affiliations +

Proceedings Volume 3884, In-Line Methods and Monitors for Process and Yield Improvement; (1999) https://doi.org/10.1117/12.361339
Event: Microelectronic Manufacturing '99, 1999, Santa Clara, CA, United States

Abstract

A large variety of physical analysis techniques are used in the semiconductor industry to identify defects impacting yield or reliability. Identification of a defect often requires the combined use of several techniques to give a clear understanding of the defect nature. In the present study, several microscopy techniques (SEM, TEM, Analytical-TEM, AFM and FIB) have been intensively used to identify the origin of residues observed on the edge of large active areas in a low power CMOS technology. A KLA automatic inspection system has been used for locating and quantifying the defects. It has been shown that the defects are related to amorphous silicon residues whose origin is related to the gate deposition process. In the process, the polysilicon gate is deposited in two steps. A first thin amorphous silicon layer is deposited, through which the Vt implant is done, followed by the deposition of a thick polysilicon layer. Analysis of defaults showed that the residues are related to a non-uniform thin oxide layer located between the thick polysilicon layer and the underlying thin amorphous silicon, which halts the polysilicon gate etch. Thicker native oxide on amorphous silicon due to humidity or drying spots is the presumed source of the thin non-uniform oxide. Increasing the HF dip before the polysilicon deposition eliminated almost all residues. No negative effect on the oxide quality or other electrical parameter has been observed. Eliminating altogether the amorphous-Si gate deposition process is an even more robust solution.

Citation Download Citation

Alexandre Acovic, Philippe A. Buffat, Paul Brander, Peter J. Jacob, Oliver Jeandupeux, Vittorio Marsico, Daniel Rosenfeld, Jacques Moser, Markus Kohli, Roger Fluckiger, Karim Belkacem, and Pierre C. Fazan "Identification of amorphous silicon residues in a low-power CMOS technology", Proc. SPIE 3884, In-Line Methods and Monitors for Process and Yield Improvement, (27 August 1999); https://doi.org/10.1117/12.361339

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
9 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Oxides

Amorphous silicon

Transmission electron microscopy

Etching

CMOS technology

Semiconducting wafers

Silicon

Show All Keywords

Keywords/Phrases

Search In:

Publication Years