21 March 2000 Real-time FPGA architectures for computer vision
Author Affiliations +
Abstract
This paper presents an architecture for real-time generic convolution of a mask and an image. The architecture is intended for fast low level image processing. The FPGA-based architecture takes advantage of the availability of registers in FPGAs to implement an efficient and compact module to process the convolutions. The architecture is designed to minimize the number of accesses to the image memory and is based on parallel modules with internal pipeline operation in order to improve its performance. The architecture is prototyped in a FPGA, but it can be implemented on a dedicated VLSI to reach higher clock frequencies. Complexity issues, FPGA resources utilization, FPGA limitations, and real time performance are discussed. Some results are presented and discussed.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Miguel Arias-Estrada, Miguel Arias-Estrada, Cesar Torres-Huitzil, Cesar Torres-Huitzil, } "Real-time FPGA architectures for computer vision", Proc. SPIE 3966, Machine Vision Applications in Industrial Inspection VIII, (21 March 2000); doi: 10.1117/12.380096; https://doi.org/10.1117/12.380096
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT

Review Of Machine Vision Architectures
Proceedings of SPIE (April 30 1987)
A method based on edge detection to amend the error...
Proceedings of SPIE (July 10 2009)
Computer vision camera with embedded FPGA processing
Proceedings of SPIE (March 21 2000)

Back to Top