In this paper we demonstrate a method of correcting optical proximity effects, which is specifically tailored for logic applications. Since the lithographic process window for printing logic features is predominantly determined by isolated lines, it makes sense to optimize the exposure conditions for isolated features, and then correct more nested features. As a result, the common process window is improved. Another benefit from this technique is that a smaller fraction of structures has to be corrected, thus reducing computation time and data volume. This makes this method useful also for logic application with embedded dense features.