OPC methodology and implementation to prototyping of small SRAM cells of 0.18-um node logic gate levels

Qizhi He; Mi-Chang Chang; Shane R. Palmer; Kayvan Sadra

doi:10.1117/12.389083

5 July 2000 OPC methodology and implementation to prototyping of small SRAM cells of 0.18-μm node logic gate levels

Qizhi He, Mi-Chang Chang, Shane R. Palmer, Kayvan Sadra

Proceedings Volume 4000, Optical Microlithography XIII; (2000) https://doi.org/10.1117/12.389083
Event: Microlithography 2000, 2000, Santa Clara, CA, United States

Abstract

The evaluation of 'future' SRAM designs often involves aggressive patterning techniques. This is especially true for the prototyping stage of a product because the target 'production' tools are either unavailable or suffer from immature processes. This paper describes an OPC implementation method for 0.18 micrometers technology production of small SRAM cells of logic gate levels. A model based proximity correction has been applied to compensate the pattern distortions encountered in DUV lithography patterning. The first step is to generate a process specific empirical model for OPC simulation. To judge the accuracy of the OPC model, a set of linewidth measurements including linewidth versus pitches and linewidth versus linearity could be used to do a model prediction verification. However, linewidth confirmation is only in 1D. A 2D confirmation is important to ensure the success of OPC because there are lots of irregularly shaped layouts in a random logic device. The validity of OPC model prediction also needs to be verified for low contrast areas in patterning using focus exposure matrices by comparing the printed result to the model simulation. This procedure is very important in pushing chip density. Some experimental result from our approaches are discussed in this paper.

Citation Download Citation

Qizhi He, Mi-Chang Chang, Shane R. Palmer, and Kayvan Sadra "OPC methodology and implementation to prototyping of small SRAM cells of 0.18-μm node logic gate levels", Proc. SPIE 4000, Optical Microlithography XIII, (5 July 2000); https://doi.org/10.1117/12.389083

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available